As the device size downscales, hot carrier aging (HCA) scales up and remerges as a major challenge to the reliability of modern CMOS technologies. The conventional method for predicting the RCA device lifetime is based on a power law kinetics and critically depends on the accuracy of the time power exponent, n.
Introduction
In 1980s, device sizes were scaled down, but the operation voltage was maintained at 5 V. This led to an increase of electrical field within devices. The high field accelerates electrons and makes them energetic, i. e. 'hot', near the drain junction. When these hot carriers bombard devices, they cause damage and the hot carrier aging (HCA) was the lifetime-limiting degradation mechanism [1, 2] .
Since 1990s, the operation voltage has been reduced for smaller devices and negative bias temperature instability (NBTI) has replaced RCA as the lifetime limiting mechanism [3 -6] . As the downscaling of operation bias is approaching its limit, HCA becomes more severe than NBTI in some CMOS processes [7, 8] and one example is given in Fig. 1 
Devices and experiments
The devices used in this work are nMOSFETs, fabricated by a bulk 28 nm CMOS process with a used-V dd of 0. to an increase of the apparent power exponent.
HCA is widely monitored from the shift of drain saturation current in the forward mode, L1ld/ld_F, namely the source and drain are the same as that used for the RCA stress. By exchanging the source and drain after RCA stress, the reverse saturation current, L1Id/Id _ R, can also be used to monitor the RCA. Fig. 3a shows that the measured L1ld/ld F is less than L1ld/ld R. This is because --the HCA is non-uniform and occurs mainly near the drain. In the forward saturation mode, the channel is pinched off and the damage between the pinch-off point and the drain contributes little to L1Id/Id _ F, due to the screening effect by the space charge, as illustrated in Fig.   3b . In the reverse mode, on the other hand, all damage contributes to L1Id/Id _ R, so that L1Id/Id _ R is larger. When extrapolated to 10 years, however, L1ld/ld_ R becomes smaller than L1ld/ld_F, which is incorrect.
To investigate the source of errors, Fig. 3c shows that by subtracting a constant from the power law of n=0. 29, the apparent n can increase to 0. 34. Subtracting a constant disproportionally reduces L1Id/Id _F at short time, leading to an artificially higher n. As a result, the higher n for L1IdlId _F is caused by subtracting the damages between the pinch-off point and the drain in Fig.   3b . We conclude that the n extracted from L1ld/ld F is erroneous.
To capture the whole damage, channel pinch-off should be avoided. The time exponent is insensitive to the stress biases.
Extraction of voltage power component, m
Conventionally, the voltage exponent, m, in eq. (I) was extracted by repeating the HCA stress under several different voltages [3 ,13,15] . This is time consuming and it is highly desirable to extract m from a single device.
To achieve this, a voltage-step-stress technique (VSS)
has been developed for NBT[ [ [5] . We will adopt VSS for HCA here.
The stress voltage waveform used in the VSS is given in Fig. Sa . The same device was subjected to a series of voltage step and each step lasts for a fixed time.
A typical result is given in Fig. 5b . As illustrated by The n in eq. (2) is extracted by fitting the data under V g=V d= 1. 3 V. The m is extracted by fitting the test data in Fig. 5b with the least error criterion, as illustrated by Fig. 5d . In this way, m can be extracted from the VSS test on a single device.
Verification of the model
The mission for extracting m and n is to establish a model that can be used to predict HCA under a given stress bias and time through eq. (1). To complete the mission, one must verify how accurate the extracted model can be used to predict the RCA. We now test the accuracy of the model against independently measured experimental data.
As shown in 
